om

9574234622

Patel (+918121564132)

PM 1(B)

ECE

Disital Circuits.

Dr. Chukrapani.

Yerram setty Chakri @ gmail. com.


Best of lule

0 () \bigcirc (<u>)</u> () 000

A Musti Vibocators Using logic gates.

2 Morications


- 1) Astuble Multiviboators -> Square Que generator (Eser sommind WN)
- 2) Monostable multiviboators -> (a) Pulse generator
 (b) Pulse Stock(her. (one Shot MV)
- 3 Bistuble multiviboutoof -> 1-Bit memory.
 - * Astuble Multivibocators Using logic gate.



'O', i' = Unstable States.

Time period 06 Square Quive T= 2x (sum ob Propagation Decays 90 all Investess]

* Bistuble Multivibocaters.



(__;

 \bigcirc

0


 \bigcirc

MOTE:

- It odd no- or Inverteen then was Astable MV.

-) It even not Inverted then Bistuble MV.

* Monostuble MultiViboatos



Abres T, the feedback rame at gete-1)

Input is connect to it which means the


Va = 0. Capacital Charges to +5 V with

time Constant RC.

ones capacitos Charages to +5 Vo11s.

Vb = lagric '1' => [V0=0] and [Va=1] and

the capacitos discharges. hence * ک * Puise Stretening. Torgger 010 Determine the following multivibocation: 4) -> Su, it is Astuble mv. 6 Astuble MV. c) 40n) [] = 10ns. So , it is Astusie m Inverters




-> Now it is look like monostable mr.

su, given ckt is monostable MV.

AM

Ex- In the bollowing circuits determine the values of O2, O1, O0=? it it is counting the following sequence >101, 010, 110



This is nothing but design a

Sync counter using D-FF


which counts knownown for studies

5, 2, 6, 5,


- at lime of design
use excitation table

-, as simp of analysis

(P.S.	N.5	FF Input				
	@2 81 80	Or On On	PZ	Dı	P. \		
3	101	010	0	(0		
(2)	010	110	1	1	0 1		
<u>(c)</u>	110	101	1		1		



D1= Em(6) + d(0,1,3,4,3)



D, = @ or (A) Or.A.

& Logic Families:

* Transisted ay an Inverter:

Vc, 2+5V Rb= 22 K

VBE, ENTOPE 0.6V VBF, active = 0-7 V VGE, 500 = 0.8V

(1) Vi = OV; Q is OFF => Vo=tsu.

(ii) V;=+5v) @ is on => Vo= YCE, seek =0.2.

 $I_{B} \geq I_{B}$, min.

where Formin = Icisal

IB> Teised.

: hre IB > Iciscal > Fer a to be in Saturation.

-> Ic, sut = Vcc - VcE, sut = 5-0.2 = 4.8 mA.

: $I_B = \frac{V_{ii} - V_{BESCH}}{P_{ii}} = \frac{5 - 0.8}{22} = \frac{4.2}{22} = 0.19 \text{ mA}$

hre IB = (20) (0-19) = [3-8mA.]

a is not in saturation, because,

NETO < In rod

MOTE: In the above circuits It has 30 then then here $T_B = (30)(0.19) = 5.7 \text{mA}$.

So, Transister is in suturetion, belonge here Is > Eiset.


()

C

(

()

* Transistor switching lime:



ta = delay time.


tr= Rise time.

ts = Storage time.

ts= fan ime.

→ toN = td+tr.

* Parameter ob Logic gestes



2) Noise mazzin:

TE is the amount of Moise that and be allowed without disturbing the mormal operation of logic gates.

 $V_{NM_{L}} = V_{OL} - V_{IH} = 2.4 - 2.0 = 0.4V$ V_{NOISE} $V_{NM_{L}} = V_{IL} - V_{OL} = 0.9 - 0.4 = 0.5V$ V_{NOISE}

: N.M. = min (NMX, NML).


= min (0.51 0.4).

= NM = 0.4U

(

3 fanord:

It is the so or Standard loud off of gete Can drive without imprising its normal operation. The Standard loud is input current of a loud gete which belongs to the the family of driving gate.



(;

$$T_{TL} = 2mA$$

-> Fanout_ min (Fanout , Fanout.).	13
Famore = 10	
4) Fom (bigure ob Merit).	
> Poop. delay (ns) x power dissipiation (mw).	
→ It is used to compare two gates in ter	m106
its performence.	
→ ① DTL ② modified OTL ③ TTL ④ ECL.	
OTL C Diode Toursistor Logic). + Vce = +SV A DA DA DA DA True Tr	L

r r

()

•)

()

 c_j

6

 \dot{C}

.)


()

- }

.)

)

()



 \bigcirc

0

()

(

So, it is NAMO gate,

$$A = 10$$
 $A \cdot B \cdot C$.

Solven Q is on the Vertuge $C = 10$ $C = 1$

(ii) oken a is OFF => Vp = 0.7 +0.2= [0.9V]

hFE IB = Ic. sat + N.I.

$$T_{c_1,sat} = \frac{5 - V_{c_1,sat}}{2.2} = \frac{4.8}{2.2} = \frac{2.18 \text{ mA}}{2.2}$$

Stund. Loud I=8

$$I = \frac{5 - \sqrt{A' - \sqrt{c}E_{1}sut}}{5} = \frac{5 - 0.7 - 0.2}{5}$$

$$\Rightarrow I_2 = \frac{\sqrt{8E_1 t}}{R_b} = \frac{0.8}{5} = \frac{0.16mA}{5}$$

 $(\dot{})$


$$N \leq \frac{9.82}{9.82}$$

In OTL two Biodes D, & Dr age to increwe the noise margin of the logic gates.

At In OTL, the Rb resistor is used Storage lime of the toursistor. to reduce the which in turn reduces the switch of filme of the touristor.

Crate: Modified

> modified DTZ the Diode Di is replaced In a toursistor in active region which inoseuses une buse current of a. hence the famout of the Logic increases



()


()

(*


 \odot


: (Tounsistor Tounsistor Logic). (Suchrocated).

- open Conectoria (a)
 - To tempore. (b) (C)
 - Tri-Steate.



A	B	C	q is in forward Active
0	0	0	1
0	0	Ι,	Oz 15 age age off =>
0	\	0	o ·
0	\	\	
,	0	\ 0	
1	0	<u>'</u>	1 con is in Reverse active
1	١	, o	
1	ţ	\	0 -> Cozison, Ozison, 4= VCF,164
	·	·	Y=0-2~





()

(. ()

()

<u>(</u>,

(, .

0

 \bigcirc

C


(; _

C C

C (C

().


In open Collector TTL the Stout Gepucitance at the lip of the driver gede takes more time to change the Voltage levels because of high time constant Z=RC, where R=PULL UP Resistor.



@ Totempole: TIL;

To increase the Speed Ob TTL the passive Pull-UP Resistor is Replace by active pull-up Ohich is a Emitter bollower whose Current Ohich is more and the OIP Resistance is Join is more and the OIP Resistance is less. Hence, the time constant is $T = R_0 \cdot C$

Onere, Ro= output Resistance of Emitter to 110 wer.



					Active model
	A	B	c	Υ	Con is in Formand Active mode
~	0	0	0	1	0, 13 (N to:000000000000000000000000000000000000
	0	0	١	1	(On ON
	0	\	0	1	
	0	1	\	1	
	1	0	0	1	
	1	0	Ţ	1	
	. 1	\	0	11	of is Reverse Active mode
	1	١	(6	- Jon as are on.
				·	γ = Vc E, sect = 0.2 V.
					Cox OFF, Disoff.

ure (onsidered TTL Logic Goating inputs Logic-1. هع

 \bigcirc

 \bigcirc

()

 $\left(\frac{1}{2} \right)$

 \bigcirc

(

 C_{ω} :

 (\cdot)

→ O2 is carred phase Spriter because it 21

Will maintain the exclusive condition bet n

O3 & O4. that is one or them is on

Other one is off.

* Advantage:

 \rightarrow High Speed of operation becomes 04 less time constant T = Ro.C $\rightarrow Ro = Output$ resistance emitter to be to less to be less to be less time.

* Disudvantge:

- → (i) As Switch Off Gime is more than

 Switch on lime, both a snort period or

 gime Both a3 a oa will be in the

 on Condition which results in large

 Current donard from the Supprit.
 - (ii) wired Ano logic is not possible with totempole & TTL.
- => To improve the speed of Totem poie TTL

 On and D are replaced by Dunington

 pair which has him current guin and

 very low our resistance.

3 Fristate TTL:

Canteal

B

Cauteal

S

I6 (=0) => \(y = \overline{A \cdot \text{R}} \)

Ib [C=1] => [y=z'] high Imp. Steate.

 \bigcirc

(

-> when [C=1]


=> Both of and Or will become off.

-> Tri-State TTL are used in Bus (onlightedions)

of micro Computes,

3) ECL (Emitter Gupica Logic).

(OR) NON- Saturating Logic, CML (convent mode logic).



Vi Toursisted outputs.

(-0.8V) Q OFF $V_{c_1} = -0.9V : V_{G_2} = -1.6V ('0')$.

(Active region) $V_{c_2} = 0: V_{c_2} = -0.7 ('1')$.

().

 \bigcirc


٠

 \bigcirc

Hence Or Conducts, Oz is OFF.

From the above fable are an absorred

that
$$V_{c_2'} = V_1'$$
 $V_{c_2'} = V_1'$




* Advantage:

- -> High Speed of operation because lite in is in non-Saturating lugic.
- > No current spikes.
- > High Fanout (≈25).

available.

€ aired - & or logic is possible.



* Disadvan tages:

 $(\hat{\ })$

 $(\tilde{})$


(·)


O High Power dissipication because the Trynsistors.

@ the Noise margin of ECL gete is very 1ess.

_	[≈ 0.31 V]	В	ipolar		MOSFET	t bamily
A No-	1 2 - 2 - 2 - 1	OTL	TTL	ECL	mos	20M)
1)	Funow	8	10	Q5 =	20	>25
2)	power Dissipation (mw)	8-15	12-22	40-85	0.2-1	<u>=</u> 0.01,
3)	book. Derad.	30	6-12	1-4	300	70 _×
4)	Noise Immunity	Crowd	very i	Fair	Charg	E Landon

-> BIMOS: BIPOLOR + MOSFET.





	A	В	د	1 - Y= +5V.
	0	0	0	1 ->> Y=+5V.
(0	0		0> Y= VCE, set = 0.2V
	0	1	0	0
	0	1	ĺ	ರ
\langle	1	0	0	O Y=A+B+C
1	١	0	(.	
	1	1	0	8
			1	\

 \bigcirc

(``


0

0

<u>(;</u>

(,,

So, jt is NOR gete.




-> RTL has more resistors so it ocrupies more Spure than mospet families so it is outdated. I'L is obtained from RTL by making three Changes:

(i) Buse Resistors are omitted.

(ii) PNP Lansistors is used in place of conector Resistor.

(iii) Multicollector foundistors are used.




* advantages:


i) (i) High parage density.

(ii) Low power and prop. deley product.


-> In I'l the Speed Ob Operation an be Contal by Choosing the Yortuge input ob PNP fransistor appropriation.

=> The High Ameshold logic (HTZ) tamily)s having high Moise margin (NM) = 7.1V.





Rom



Rom as Combinational circuits,

$$\begin{cases} Y_2 (A_1 B) = \sum_{m} (I_1 z). \\ Y_1 (A_1 B) = \sum_{m} (O_1 I_1 z). \\ Y_2 (A_1 B) = \sum_{m} (O_1 2). \end{cases}$$

Rom size = $2^{x} \times y = 2^{x} \times 3 = 12$.

* Prom: (bandammaple bow) (OTP Rom)


(one time programmables.

()

()

 \bigcirc

 \bigcirc




Y2 (A,B) = Em (1,3).

4, (A,B)= Em (0,1,3).

Yo (A(B) = Em C1(2(3)

Prom (Eprom) * Esusuble



(1) Programming:


On - has Toupped Electrons on blocking, getp or - has no toupped electrons on Howting gete.

(2) Reading:

- In a houting gate mosfet it the exections are toupped on the broating gate it results in Increasing in Investored nothinge to 7 v.
- Henre, For SV Q is going to be obt and Oz is on and coosesponding outputs are

3 Esaséng:

-> To ensure sue have to use Ph UV ruys bomburd into it so that the electron, gues into their normal andition,



* Disadvantuges:

- (i) Insystem programming CISP) Drot possible.
- (ii) Foasing tukes more fime.
- (iii) Parsia esusing ès not possible.
- => other name ob it is

FAMOS V Floating gate Avalance injected MOJ FET.

 \bigcirc

 \bigcirc

 $\overline{}$

31

In EPPROM the Shickness of sinicon oxide layer in flowing fate mosfet is Reduced because of this, 5 to so v of programming purse is sufficient to programming the electrons on the flowing gate.

-> The Mosfft an be exused by deversing the polarity at the gate input.

(a) Programming

D= + 5V

Flocking gede

Rumnelling oxide

mosfet.

(b) Example:

The conting oxide

processing:

The conting oxide

The contin

* Advantages:

-5 to - 10V.

- (1) Partial existing is possible.
 - (2) Isp (In system programming) is possible.
 - (3) Exassing takes very less sime.
 - * Disadrantages:
 - -) It has low puckeage density because each bit

requires 2 mosfets one blocking gette Mosfet onequer one is ordinary mosfet. and cost per bit. High (2) * Wemard: Flash of Flash Advantuges High Puckage density 0 Erusing Parria 2 is possible. 92T3 Low (018. 4 no. of Rend ante cyles. 3 Wasy (1bit mem cell) (Static RAM) (a) SRAM 3) aroadiing $\widehat{\omega} = 1$ cmos N7 =01 122 1/2= +5V B 101 250 06 2.5 05 1: 100] Junos pounsister bit wher 5 FF (on) Lateh. bit inc, 6 P=0. b=1'

 \bigcirc

(

 \bigcirc

0

- 1) bit lines are precharged to 2.50
- 2 (hoose W=1); [V6=+5V]; [V61 = 0V.]
- (3) 'Va' vises to +5V: Vo doups to ov.
 Thus Lugic 1' is store in span (ell.
- To Rend SRAM (ell.
 - O Choose Go=1.
 - @ Os, Of MOJPET are ON.
 - 3 Hence, b=1, b=0.
 - (2) DRAM: Cornamic RAM.

Guodane Vb=+sv

=1


Rebresh

cionnit

bit ine, b

- a) To write: Choose [W=1]; Vb=+5V => Logic j'
- D) To Read: choose [W=1]

 To Read: choose [W=1]



Digital to Analog Converter (DAC).

@ Binam aveignted Resistor DAr.

(B) R-2R Ladder PAC.

Analog to Digital Converter (Aoc

(

(_

0

 \bigcirc

0

C


(=)

(:


 \bigcirc

@ Counter Type ADC

- (a) Successive Appear ADC.
- @ Flush (ofi) Puralled Aoc.
- @ Draw Stope (OR) Integrating ADI.
- @ signal desta Aor (E-0 Aor).



CLK	Counter	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
0	0000	OV
1	0001	(16t) 1
2	0000	2~
3		1 (
·		i
,		
į		
15	1,,,,,	15V
15	10000	0 \



- (1) Fso (Fuil Scale 018) =15V
 - -> M-Rit OAC: = (2"-1) X Stepsize.
- (2) (a) Resolution:
 - It is the minimum Change Possible at the OIP of the DAC for any change in the digital input.
 - @ Resolution = Stepsize (VOLTS).
 - (B) % Resolution = Stepsize x 100


$$= \frac{100}{2^{N}-1}.$$

: where N = size of DAC.

DAC VO.1 V 8-Bit 0.5 V 16- Bit 1.0 V 32-Bit.


Ex!

-⁻.



CLIL | Counter | Vo.

CLK 1	counter V (V)
0	000 Kabo
1	100 4
o	1 10 6
2	1 1 1 7
3	1 0 11 3
4	
5	10011
6	100010



(...

 \bigcirc

0

()

() **⊖**

0

(()


(.

()


 \bigcirc

0


 \bigcirc



1) Let, an= 1; other Input bits=0 => Vo= ?



@ Let a=1; other Input bits = 0 => V=P



$$\frac{1}{2^{N}} \sqrt{V_0} = \frac{\sqrt{R}}{2^{N}} \sqrt{V_0} + \frac{\sqrt{R}}{2^{N}}$$

Resolution = Stepsize.


()


(

Disadvantuges:


- O It requires wide sunge of resistors.
- 2) Using this DAC free Stepsize may not be Constant becomes it is districult to maintain the satio of favo Consequence resistor equal to constant Pouctically.

$$V_{0} = V_{R} \left[\frac{a_{0}}{2^{N}} + \frac{a_{1}}{2^{N-1}} + \frac{a_{N-1}}{2} \right].$$






a2 =1 > a = a=0



$$V_0 = \left(-\frac{\sqrt{R}}{2}\right)\left(-\frac{3R}{3R}\right).$$



0

0

0

()

()

(_)

() ()

().

(]-

 \bigcirc

 \bigcirc

()

·.


$$V_0 = FSO$$
 when $Q_2 = Q_1 = Q_2 = 1$

i.e.
$$FSO = \frac{\sqrt{R}}{2} + \frac{\sqrt{R}}{4} + \frac{\sqrt{R}}{8} = \frac{\sqrt{2}\sqrt{R}}{\sqrt{8}}$$

$$FSO = V_{p} - \frac{V_{p}}{8}$$

: 2 Stepsize = Resolution= Go VR = VR.

Disadvantage of Voltage Switched Ladder DAE is: it Powdries a unwanted Spikes at the input while switching. To overcome this we use current switched DAE.



$$\rightarrow I = \frac{V}{Reg} = \frac{V}{R} \rightarrow 0$$

Dia. IIP aza, ao = 101 => Analos 019=1.


$$\therefore T = \frac{V}{R} = 10 \text{ mA}.$$

$$V_0 = -\frac{25}{h}$$
. (1).

 $V_0 = \frac{25}{4} V. \qquad V_0 = -6.25V$

()

0



$$V_0 = A_F \left(\frac{1}{8} + \frac{1}{2} \right).$$


$$\Lambda^{o} = 8 \times \frac{8}{2}$$

: Contribution of
$$V_1$$
 at Input = $\frac{V_R}{\delta} = \frac{1}{2}$.

If V_2 at Input = $\frac{V_R}{\delta} = \frac{1}{2}$.

* Analog to Digital Converter:

(1) Counter Type ADC:



()

> Vaine of Counter = (eiing Nortuge)

- O conversion time depends on the input magnitude
- @ Maximum (onversion sime. $= 2^{N}-1.$

Sampling Period

Sumplied Period:

Ts > max Gnv. time.


Try =
$$(2^{N-1})$$
 T]

Sumplied Reale for Try = (2^{N-1}) T.

MOTE:

the -> In Counter type A to 0 converger Conversion time doubles for every 1 bit increase in size.

2) Successive Approxi Aoc:



 \bigcirc

 C_{I}

 \leftarrow

()

(<u>)</u>

 $\langle \rangle$

(__


(:``

()

()

 \bigcirc

* 3 - Bit SAR



-> In successive approximation AtoD converses the digital OIP is alongly less than the analoginput.

P) Vin = 2 V. Vd=4 V.

DAC Stepsize = [V.


Dig output = 001.


-In successive approximation ADC.

1) conversion lime doesn't depend m input magnitude

(

@ Maximum conversion lime = NT.






-> In Hash lime ADC

- 1) Conversion lime doesn't depend enput magnitude.
- 2) Maximum Conversion time is very less it depen and hence it is the fastest ADC.

* Disadvantige

N-Bit flash ADC requires (2-1) Compurators.

(4) Dual Side (ok) Integrating Acc:



 \bigcirc

 $\dot{}$

0

 \bigcirc

(

 $\cdot \bigcirc$

()


0

- D Vo>o => CLCK Puises seach the Counter.
- >> Vo ≤0 => Counter Stops.

2)
$$V_0 = \frac{1}{RC} \int V dt$$
.

(b) Abter "T," => \ "S -> VA" Cond 53

(ounter is Sturted.



CLOCK: TT = 2 MJ.

 $T_2 \odot$: 100 ls. \rightarrow Counter value: $\frac{100}{2} = 50$, 50 (ρ require) $T_2 \odot$: 20 ls. \rightarrow Counter value: $\frac{20}{2} = 10$, $\frac{20}{2}$ (ρ require)

If Clock Period = 2Ms.

Case-(i) Vaine of Counter = 100 = 50= (000....110010)

(use-(ii) Vaine 06 (ounter = 20 = 10 = (000....1010)2.

* Discharging time "Tz".

Voitage change lostage change during "Ti".

i.e. $\frac{\sqrt{in}}{Rc} \cdot T_1 = \frac{\sqrt{R}}{Rc} \cdot T_2$

()

$$* = \frac{|V_{in}|T_{i}}{|V_{R}|}.$$

* Advantages:

- · 1) It is very accurate because the same Capaciton is used for Charging and discharging. Stat that it any deviation exist the System will not be affected. Hence, it is used in all digital voltmeters.
- 2) The integrator at the input eliminates the abover effect of power syppiy moise (alled as "50 HZ hym" (interference).

& Disadvantye!

→ It is Speed of operation is very less.

=> Dual Slope ADC,

- (i) Conversion sime depends on Input magnitude
- (ii) Max. conversion lime

M= size of AOC (NO: OF BITS).

(,

 \bigcirc

٦

€

(

 \bigcirc

T = CP.

T1 = bixed lime.

→ In Duch Stop ADC the Conversion time doubles took every 1 bit increase in size.

5) Z- A ADC (sigma- Delty ADC).

2 1 Bit Arcm.

Concept:

(a) Mya. Rate

Signal

In
$$\leq -\Delta$$
 AOC | signer \rightarrow LPF $\left(\frac{1}{5t1}\right)$.

 $noise \rightarrow HPF\left(\frac{\zeta}{\zeta+1}\right).$

* Resolution of Aoc:

The is the minimum Change required at the input to obtained 1-Bit Change at the output.

Vin Aoc Fi

(.)

(1)

(

()

()

 \bigcirc

۹

 $(\dot{})$

 \bigcirc

Resolution 10mv \longrightarrow 000 \cdots 000.


Resolution = Input Voltage Runge (2N-1)


* For Proper ADC Operation.

=> Ripple Voltuge at Input < Resolution of AOC.

* Continous signal can't be Apply to the ADC. ADC Can not convert continous analog signal ento digital signal directly. We require some circuity for Inat. i.e.

Sample and hold (kt.





- -> Acquisition lime:
- It is the time taken too the switch to crose and capacitoh charge to the input voituge.
- Apertuse sime:
- -> It is the time taken by the capaciter to disconect from elp after the switch is open.

Exp Page-29 CR

Ti = Jooms
$$V_R = 100mV$$
 $T_2 = 370.2mI$
 $V_R = 100mV$
 $V_R = 100mV$

:
$$V_1 n = \frac{370.2}{300} \times 100mv$$

(· ;

(

()

 \bigcirc

 \bigcirc

$$T_{\text{max}} = 2^{N+1} + 1$$

$$= 2^{N+1} + 1$$

Input
$$BW = \frac{f_1}{2}$$

()() \bigcirc (_; C 0 0 0 0



Set 80 9. In Struction

Mem, Ilo Interfacing 10%

10 .1 Miscelleneons.

Topics:

- of 8085 UP. Block ding- & Pin ding
- Mem Interfacing.
- Interfacing.
- Instruction, Machine Cycles.
- Timing Diagram.
- Instruction set. **6**
- Addressing Modes. Ŧ

: 8085 MP

(1) 16 Address * Features:

O 16 Address Lines

Mem. Capacity =
$$2^6 = 2^6 \cdot 10^6 = 2^6 \cdot 1 \times 10^6$$

= 64×10^6

$$f = 3.072 \text{ MHz}$$
; Clock Period $T = \frac{1}{5} = 320 \text{ Ms}$.

Yon Neumann Architecture.

X [Harcoad Architecture]

()

()

 \bigcirc

 \bigcirc

0

In Harward Architecture Program and.

data are stored in Separate memories

with Separate Buses.

Eg: Arm microcontro 11er.

Dsp Processors.

(Z), CIZC, Bacce Gezzage

:)

. j

CISC = Comprex instruction Set Computer.

× (RISC) = Reduced instruction set computer.

e.g. (i) ARM Controller.

(ii) Dsp Processon.

6 Mmos Tech.

any tou suppry is used.

Ased +51-51+15


Suppry is used.


Suppry.

HOTE:


8 TTL Computible.


9 8085 UP is a 8-bit UP because its
ALU Capacity is 8-bits.





- -> Pc: Program Counter.
 - -> Program Counter Contains the address
 of the next instruction.
- -> It is called IP (Instruction pointer) in 8086 UP.





> The programmer can not ex(es) the Ac

AC 21

Grag, MP

uses internally for BCD addition.

E.g.

1110 1101 EDH

+ (BH = + (100 10112 1011

5= }

Ac=1.

Z= 0.

P=1 (even Panty).

(4=1.

As x=1, y=1. *


=> NO ONERPION

(oh)

TWO - VE NO GOR added. *

Result is -ve

=) No overnow.




= 16

{ in Mosmal State

→ Rendy pin is used to synchronised the up with sow speed peripherus and memories.


Eg.



* HOLD and HLDA:

C.g.

į.



Buses cire given to DMA Controller.

OMA= Direct Memory Gx(es).

The DMA foundter up acquires the Buses from DMA controller when the HOLD pin becomes Low

-> two modes of operation:

@ Busst mode:

In this mode the Buses are hundoned to the micropaucesson only after the entire data bounstered to memory.

6 Cycle Stending:

In this mode the Control of the Buses Switches Buck and both bet in Mp and DMA Controller.

* X, & X2:

f= 3.072 MHZ.

Forgstar = 2 x fap = 2 x 3.072 MHz forgstar = 6.144 MHz (:

(:

 \bigcirc

()

 \bigcirc

<u>(</u> .

 \bigcirc

 \bigcirc

()

4

(

(:.

()

(:

(.

 \bigcirc

0


 $(\dot{})$

The Constant form. is divided by two to Convert single Phase Clock into a two phase clock because 2 phase mosfet Shift Register use fuster than signie phase

MOSFET Ships Register. Re Sex ord.

* Restin

=> Power on Reset




Up is reset when

(i) An Ine Registers are clear including PC.


(ii) All the Buses entre 12nto high impedence State.

(111) UP Processor Fetches its next instruction

from memory location OOOOH.



(LK out:



f= 3.072 MHZ

The following decodes , determine and stugwo Yaid grampes Of functions their +5 Contool CT $C_{\mathcal{Q}}$ O signal 2 WEWW 3 to 8 3 IOIM 4 5 decoder TOR ĒD 6 7

(74LS138)

()

()

 \oplus

 C

0

(£

 \bigcirc

(

€,

 \bigcirc


Tow

WR

EX:

Io/m	<u>k</u> D	WR /	outputs
* 0	0	0	0 → Invailed
→ 0	0	1	1 MEMR
~ o	1	0	2 -> MEMW
>>>0	1	1	3 -> Invalid
* 1	0	0	4 -> Invalid
	0	(5 -> IOP
	1	0	6 - IOW
X)	1	1) > Invalid.

* Demutiple xing of AD= -AOo.



O Address = 4250h.

2 Datu = F7H.


()

on [ADZ-ADO]


* Laten is disuble, when data is sent on

A07-A00

The disadvantges of multiplexing is lit reduces the up speed of operation becomes of the lime taken in Demultiplexing.



* Memory Ic's:



$$\rightarrow iF \quad S.A = 3800 \quad \text{fren} \quad EA = \frac{3800}{38FF}$$

Ex-1 Determine the Sturring endaress of 2764 memory IC it its ending address is AASFn.

Ans: NOTE: MEM IC

$$R \neq 16 = 2 \times 8$$
 $27 = 4 \times 8$
 $27 = 4 \times 8$
 $27 = 8 \times 6$
 $27 = 8 \times 6$
 $27 = 16 \times 8$
 $27 = 16 \times 8$

 $\Rightarrow \text{ memory } \text{ size } 8 \text{ kB}$ $= 2^3 \times 2^{10} \times 8$ $= 2^{13} \times 8.$

13-> Address lines.

AASFH.

1 F F F

Ex ? Determine the Size of the memory whose Starting and ending address are 3AOOH & 79FFH respectively.

0

 \bigcirc

()

 \hat{C}

 \bigcirc


 \bigcirc

 \bigcirc

 \bigcirc

(

Ans:




Hence, Memory size = 24 x 8 = 24 x 2 x 8 = 16 x 1 x 8 = 16 x 3. * Memory Expunsion:


** Constanct a 4KB memory by using 1KB


Memory Ics

19 A XIB PRESEN.



WEW IC,? → IKB WEW = 1.057 × 8.





૪૯૧૫ો૪૯. ⊜ \mathcal{IC} , 7 Uze memory 256 × 4 Rupur HOW memory. 32 KB constanct Q 九

(

(.

(

 $\overline{}$

 \bigcirc

(.

(

size of mem Required $\mathcal{I}CI$ Ans: wen Mo- op mem. size ob criven

$$= \frac{32 \times 1024 \times 8}{257 \times 4}$$

$$= \frac{3}{257} \times 4$$

rom, 32 KB

258

256


Ex-2 A digited Computer had 20 address 39
likes and 24 datalines flow many memon
Ics having 16 address likes and 8
data lines are required to feel the memon
Of the Computer?


Ans:


No. of mem Ics = Required Size of mem.

$$=\frac{2^{\circ} \times 24}{2^{\circ} \times 8}$$

-> 16 8001, 3 columns.








Addr. Punge: D400H - D7 PFH.

In the above interfacing as an 16 addr.
Times are unitized it is caused absolute decoding
which results in one to one mapping.

Ex-2 A 8kB memory IC is interface to the microprocessor as shown in the figure.


Determine the address tange of the memory IC.


Ans:



* As address line is unused.

Ars





1) Memory mapped I/O => Ilo devices use treated as Memory.

<u>()</u>

on To dutu.

directry

a Mem


2 I/o	Mapped Ilo =>	2 (0·			
		senouscite Sepuscité.			
	Them mapped I/o	1 IIO mapped IIO			
	Mem IIO	mem I(O)			
O Mo. of	Add8 16	(6 8 (A7-A0)			
ines					
2) (ontool s	Signary MEMR, FREMR,	MEMR DOR , IOW C			
	WEMM, MEMW,	WELLM			
3 No. 0	ik .	3 (4×0 + 28 = 258 0			
3 VO-	4()	DALE ,			
100141100	1(11) 60 KB 4 KI	3 \			
*					
	Wew wabbeg IIO	Ilo mapped 70.			
Advantages	D Iolm pin is not	D Max Capacity of MP			
	required.	lig utilized.			
	2) NO Separate instr	2) Less Hardware Comp-C			
	for Io device),	lexity for Ilo			
	3) Avitumetic and	enter facing.			
	Logic operations use				
	directly bestormen an				
	Ilo devive data.	1 as sing to Insth for			
Disadvantges	Downe Harawuse Complexity	havile are seguira.			
	for Ilo device interpact	us (2) comit perform			
		Asith, Logical Operations			
	2) Effective memory	in the on the duty.			

Spuce is reduced.

Ex-1 A Periphera is interfaced to the 85 Up as snown in the following bigure.

Determine (i) The mode of interfacing

(ii) No. of internal Registers in the peripheral and their addresses.




Ans: D Ilo mapped Ilo Mode

(: only 8 adar lines used and

Control signal is Iow).

(a) As Az, Ai, Ao are Connected directly to the peripheral, no of Internal Registers

AZ AC AZ AZ AZ AZ AZ



For Register B.

Az An Ao A14 ---- -.

- Max Add. for Reg. 'B' is when all x's=1.

1111 1111 1111 1161.

= (FFFD) H.


(1) Intruction cycle:

-> It is the time required to exercte an enstruction

-> Remove: 1 MIC to 5 MIC.

(2) Machine Cycre:

-> It is the time required to complete one operation of excessing memory, excessing Ilo device of sending un acknowledge mett.



T State: èn one Clock performed is the task If period. 3.072 MHZ. 5 = T= 320ms 06 Muchine chale: 14pes Ketch MIC (F) => (47)= 3+ + (17 OP Code (R). time to WIC Read 2) mem. decode the (w). Write MIC 3) Mem. opcode. (I) WIC Rend Ilo 4) (0) w/c· write 5)-Ilo MIC. Ack 6) Jnt. ACK MIC. 7) Hold Men F Obcode esp 0p 10de data Ins. Reg data Ins. Decaen (R) data.

1) S = opcode Fetch MIC (6T).

@ B= Bus Idie MIC (3T).

0

()

(()

()

() ()

 Θ

 \bigcirc

() ()

(____


(,

 \bigcirc


Ö


 \bigcirc


((




*









()

()

()

(=:::

0

 \bigcirc

 $\overline{}$

 \bigcirc


(..

(

 \bigcirc

 \bigcirc

 \bigcirc





In T2 State of any machine (yelle one po is incremented

NOTE: In the Opcode betch Machine Cycle it

(TA) State is removed then it converts
into the Liming diagram of memory

Pead MIC (YCLE.






93 1 Push RP => decrement sp + push 8Phr Priderrement 3 decrement Sp + push IPLL Push B Push D Push H Push PSW 2P16 = 2Ph + 91PL Eg. Given Sp = FFFFh; BC = 1040H; HL = A2 (4H) (push B @ Push H. 1) Push B. @ Push H 0000K Top or stuck. PFFBn 502 CA **LEFEN** FFFDH oE **LLEEN** FFFFH SP P=) Sp= 00004. 0000 00004 1) PUSH B. Br. segs ---> mem Loccations = ? 0000 CFFF

FFFE

SPO C' deg vaine FFFE

B' res ruine FFFE



POBB
POPD => get I Byte from Stack into APL
Tricrement SP.

POP PSW => get I Byte from Stack into 9Ph
+ Increment SP.

+ Increment SP.

(

()

0

(_

 \bigcirc

(]

(:

 \bigcirc


 \bigcirc

()

0


(

(



DE = 2211H PSW = 4433H.

P2) Let SP= FFFF; BC = 5065H; HL= A1F4H




BC+ PSW => DE = AIF4H.

BC+ PSW => PSW = 5065H.


* Types ob Instanctions:

- D Asithmatic
 - 2) Logical
 - 3) Data Tourster
 - 4) Brunching
 - 5) Muchine related, I16.
 - 6) Additional.


* Reference:



$$(BC)$$
 $M = (HL) = 33H.$
 $(4250) = 11H.$




3) A+85itdada -> A 2 2 7 (F.R) 8 bit datu ADI =) (2) Oplode = XZ, 64H. Eg. (1) AOI 64H (4) (3) @Instruction F X 2, 64 12-3240h 6 Operation 64 324 h A+ 64 -) A No machine cylie. 33 , · · · ; 4252. 2300 \$1517 (E.B.) AU. A-R -> A SUB $A-m \longrightarrow A$ (S) ZNB A-86itdatu -> A (3) SUI 8 bitdctu 1 (1/4(F) ADC R A+R+CY -A (1)ALL 1/2/7(F.R.). A+m+cy -) A ADC M A+Bitalutu+(y-)A 2/2/7(F.R.) ACI 8bit data 4) A - R - (y -) A SBB R 1/217 (F.R.) A11. A-M-(y-)A SBB M A-86it data - CY-)A SBI 8 bit data 1/1/4(4) RXI->R INR R 5) 1/3/10T $M+1 \rightarrow IM$ S, ZIP, AC IMR 5 CF, RW). affected. 1/1/4. $R - I \rightarrow R$ DCR R pro (it nort DCR M $M-1 \longrightarrow M$ 113/10. affected.



Floors affected. BIMIT Instauction operation 11114 A +R→A a) ORA R 1/2/7 (FR) A+M -A ORA M 2 7 (FR) At 86it -> A ORI 8bit * 19=0 data S, 7, P 1/1/4 P) ase A @ R -> A XRA R abberted, 11217(FR) XRA M $A \oplus M \longrightarrow A$ 2/2/7 (F.R.) A & Sait ->A XRI 8 bit data data 1 1 1 4 c) ANA R AAR-A 1 (217 (Fe) AAMAA ANA M 21217 (FR) A A RLit -> A AMI 8bit duter data A < R/=> CY=1, Z=0 A-R 1/1/4 CMP A = R => CY=0, 2=1 A > R &> C4=0, 2=0. * Register values are unchanged. only bugs use appealed. SIPIAC ase arrected.

(MP M A-M 2/2/2 Acm 2) (420, 220, 221.
A>M 2) (420, 220.



1/1/4 No hags are 4) CMA Ā->A arrected C: operation is within Acc.). , CMC . CY -> CY 2/11/4. ST ((4 = 1 Ex-1 lex, A= F2H. CY = 1. XRA A BA A. F2 u + F2 → OOH. A=004 cy= 0. Ex-2 Let A = 08H D RLC .

A = 00100000 = 20%.

 $E_{X-\frac{3}{2}}$ Let, $A = 3C_{H}$.; An frags are created. CPI FF. S=1 CY=2

A= ? Z=? A==? P=?

CPI 7FH. Wiz: 12 2 1 (A - 7F. 3c - 7F BOH = 3CH - 7FH. = +bd H. = 10111/01 A = 3CH. 1 = 2 7=0 C4 = 1 Ac = 1. -> In a MP XOR (P,O) is defined as P(+)o what is the for ob the following program. XOB (25, 21). - 25 = 25 () 1. $XOF (as' x!) \rightarrow E - E(E) E.$ $XOF (a'' xs) \rightarrow a' = E(E) E. \Rightarrow a' = a' \oplus x \oplus x' = a' \oplus x' \oplus x' = a$ XOK (25' 11) -> ES = ES (2) E. ~2 = ~2 (F) ~1 (+) ~2.

125 = 21 S

 \bigcirc

 \bigcirc

(•)

Sw4P.

3 4 13. A -> (16 bit 2) STA 16 bit cadass 11) (F.R.R.W) C1386DD) a write 1 2 7T 3) LDAX RP ((RP)) -> A. C F. R.). e.a. LOAX B $(B()) \rightarrow A$ (4250) -> A. 11 -> A oplode = PZ. O LOAX B MP 4) 3) Memory @ Instruction = PZ PZ 3100 LET BC=4270H (b) Operation 11 4250 $((Bc)) \rightarrow \forall$ 33 4252 i.e. 11-A LDAX B. LOAY D. LOAXA => (HL)) -> A. => i.e. M --> A = Mov A, M.


1 /2 /77 (FW) $A \longrightarrow ((90))$ => STAX RA

(

9

 \bigcirc


0



ADD B => (GT)

A+B->AX

FETCHING OF next instruction,



 \bigcirc

()

()

()

 \odot

 \odot

0

0

()

0

Eg: Let,
$$(F^{250})_{H} = 4B_{H}$$
.
 $(F^{251})_{H} = 50_{H}$
 $(F^{252})_{H} = F^{2}_{H}$
 $(F^{53})_{H} = 04H$.

LXI, H, F250. -> HL = F250 i.e M= 4BH. INX H. -- HL= F251 ire. PAG M=50H. DCR M -> M= 4FH. MOV C, M. -> C -> C+FH. => M -> C C = 8

(F251) -> L= 50h, H= F2h. PHL=F250h **2** INX H -> H= F2N, L= 51H. -> 1.6. M= 50h. INR M -- MH= 57H.

mov c,m. -> C=51/4. C = 8


TXIO' ES2S. -> DE= ESESP LXIH, F253. -> [HE= F253h.] => M= O4h. LOAX O. ((OE)) -A Tie. (F252) -A. A-> F2. A-OPM A+m= F2 + D4H. =A. A = C62 with CY=1.

Ex-	4 Find	the	Vaine	08	Accn	mu Icetose	CHER
-	exerct	ing t	the bo	BNIWOII	6008	tourn.	
(1	3	®		@		er e	
4	Address	Mnem	ionici	Obro			
	00,01	MUI	A 136	3E,	36 =>	V = 36	4 - 0-
execute	002,03	AOI	40H			A +40 =>	A = 76
	04,05106	STA	FOOE	35,0	7,30.		
	3007	XP	A A FILT	AX.	Ede .		
	3008 HLT		76	•			
		1					
-				A = 7	76 _{4.}		


 \odot


()

* XRA A' inst" is replace by 76' which is opcode of HLT Instanction.




→ JNZ 16.61t => =+ ==0 |





bc= 8503 8204: CALL 8207 POP H => TOP OF STACK -> HL i.e 8207 → HL HL = 8 4L= 82074 Stack In the following program determine the return address of the Sybontine LXI B, 705F > OF= 705F 2API : 606 H HT= 8508 : CALL SY61. 8202 DAO A HL+DE = HL = PF67 6(= 8508 8208 PUSH H => TOP OF the stuck RET. (Push = FF67 (Stuck PC=> top or the € : Stuk PC = FF67 " opcor FF67: Ex-3 Determine the acc. value above the borrowing Program Subsoutine main Pgm SUBI: XRA A => A=00 h CALL SUbi $\left(\cdot \right)$ CALL 4260 H. 4260: INR A => A=1, A=024. PET => p(= 42 (0) A=?=0.02A

Machine related, Ilo Instruction, 111
Da) NOP No operation 1/1/4. @ Belay (b) To civaid Adar Relocation 1/2 (OR) more 5 (OR) more
JMP 8520 TMP 8520 NoP) 2 Byte Inst ⁿ is deleted NoP) and seplected with Mop Inst ⁿ . 8520
After executing the hart instruction:
(i) it enters into hait acknowledgement muchine
(ii) the Buses are loistated. (iii) Registers values are mattected.
(is times reset (OR) interempt is required
to bring the UP out of the
BPI (Break point and instead of HLT+
CI lit takes less time that at HLT for executing.



=> 87 His sent to PORTE.	113
Ex-2 The following Programm reads sign	ve9
no. in 2's comp. form from pora-1	When
the execution of the program Stopi?	
Again: In Port 1 > PORT 1 -> PORT 1 -> A = S	, xxx xxxx
THE Agein. FRE TO TYPE OF TYPE OF THE PROPERTY OF THE PROPERT	
TS=0 JNC Again.	
HLT PROTE ICYCII, ISELI-VENO.	
=> Ine above program stops the exer- when it reads a -ve no. trans port+1.	ution.
Additional Instruction:	
Discusse Interrupts 1/1/4 >> \ RST 7.51	
THIR OF	e disapted
(b) EI Frable Intersupti 2/2/4	
Pgm => All Into a	જ્ય અ <i>કોર</i> ત્ર,

Only TRAP Com
intermpt

An Ints

Gan intermpt

1/1/4 => AIL Brags Decimal adjust 2) DAA are arrected. Acc (BCD addition).

+ 36 = + 0011 0110 0101160P X + 0000 0110 0011 0110 6 3

Determine the PC Vame alter executing the following Programm.

CFA8 = JH <= CFA8, H IXJ

MOV A, H => A -> 8A

ADD L -> A+1 -> A -> 8A+79. 1000 4010

A -> 69. DAA

MOUHIA M>69.

pc → 6979. PCHL P(= 9.

DAA Instruction is effective only after add instr it doesn't work for BCD subtouction (

() ()

<u>(</u>


0


() (.


Ex-2 Determine the for of the following Program In Bac Register Contain BCD numbers PE = A <= . CE , A = 99. SyB C → A → 99,0 C = 9'5 (omp.(c) INR A -> A+1-) A+ 1013 Comp. (C). ADD B -> B+10's c-> A. DAA -> A-> B-C. 99-C= 99-42=57 7A Let, B= 64; 10'1 of A1 & A= 584. c= 42; Set Interrupt Mulk) i) selective disabling Intersupts. 11) serial output of data. MSE MA:2 MG-2 M5.5 SOE X R7-5 for masking (disubing) Reset Sesial OIP for unmusking. RST 7.5 of data (enubling) 1 took serial > I for malk Set Enable.

data engole

1 2 4







 $\Big(\underline{\ \ }\cdot :$

Ex-2 Determine the OIP of the following program 117 Sturt: MVI A, 40H) => A = 0100 0000) o' is sent on son pin of MP. MIZ Carr toms Decay MVI A, (0H) A= 1100 00002 I'lls sent on soo in pinol 4P. MIZ Can loms Beiay JMP start. RIM (Read Intersupt Mask) (a) To Know Status of Intermets. (b) To read series super 0 1114 Con sto pin of MPJ. IE. I7.5 I6.5 I5.5 TT If OIZ **75** of 1 = Int is masked Sexial input (disabled) data 1 -> Into enabled, 0 = Int. is It 1=> Int is pending (cenabled). o -> Into disabled. Ex-1 Abter executing RIM Instruction the accumulator vaine les BC. Determine the Stutus of the interrupt and the serial short. A = BCn = 1011 HIF TLA C Intsoure senal bit musked. gnubled on SED PIN = 1' RST 6.5, 5-5 asl Pending [: TRAP Int ISR is getting executed) => IN 8082 Mb The intermets case diangle in the following cases: exeruted. (i) When 'DI inst" is Reset. li que (ii)Whe or Recognizes any one intermpt (iii) When MP boen ISR 0034H (DE (-)are disubled. RST 6.5. () 0 0 0 \mathbb{C}^{n} \bigcirc

 \bigcirc 0

 $(x_{ij})^{\frac{1}{2}}$


()

((

(ì)

Restart Interrupts (Southware Interrupts)!10 n= 0,1,...,6,7. Address. 06096 Instruction 0000H C7n RST 0 0008H CFH RST 1 00 104 D7H RST 2 00 18H OFH R57 3 00 20H E7H RST 4 00 28H EFH RST 5 00 30H FTH RST 6 00 38H FFH PST 7 = [CALL 00284 RST 5 PC→3808: operation $\begin{array}{ccc}
Q & PC_{H} \longrightarrow ((SP-1)) \\
P(_{L} \longrightarrow ((SP-2))
\end{array}$ and | 59= 59-2. Stuck

(\mathcal{L}_{Xb}) $^{\mathsf{M}} \longrightarrow bc$.



Ex-! How many times the tollowing loops will be executed? Executed? Assume initially An the trags are cleared.

(a) [XI B, 0002" Wiver 5=0.

2=1

TOOD: DCX B BC=000H BC= FFFFH Z=0

TOOD: DCX B BC=000H BC= FFFFH


TOOD: DCX B

* Intinite loop [: any Arith Instruct
"D(x B" doesn't arrect
any frags].

()

(;

(`:





- INX RP > No brags use abjected.

 (DCX RP)
- DCR RIM) => 'CY' trag is not abjected.

b)
$$XRA$$
 A circuized \Rightarrow $A = 000_{H}$. \Rightarrow $E=1$

Loop: DCX B \Rightarrow $B = 0001_{H}$.

T 220 [JNZ LOOP .-] Z=I]. 4

* only once it is executed.

[: XRA A Will set the Zero frag.].

Ex- In the bonowing Programm, How many fines the decrement c instr is executed.

a) MVI C,004. => C=004

LOOP: DCR C | C = FFn = 25510 C = PEn = 2541. Z=0 (JNZ LOOP. ; C = OOH = OIO (Z=)

* [D(r c) is executed 250 limes. **b**) B, 2550. > B= C= 2550 MVI MY I C, 255b. FOOD: DCB C parts - 1 C= 52210 C2 00 DCR B. Fro: (1X522) + (524 X528) 0 Der ise xeruted * 1st sime => ass times. * Remaining 252 times => 258 times Hence (1 X522) + (828 X528) } B= C = 2550. LOOPS: MYI C, 2550. OPPI: DCR C. (·) DC R C=00 (. LOUP 2 B=2221.



=> It is the method of specifying the operand in an instruction.

=> Instruction: Opcode Operand.

Function?

Regs/Rp.

Eg.: Mov C'B


Immidiate duter

WeW


* 5 Types of addressing modes:

- 1 Register
- 2 Direct
- 3 Register Indirect
- 4 Immidiate
 - 3 Implicit Implied.





So, Reg inairect.



* Delay Program:

T- States

1) MVI B, FF

オナ

LOOP: DCR B

Elek.

ANZ LOOP.

7T/10T - TMP

≈10T

Tn = To + TL;

To= Delay Outside Loop.

To = 7T = (3 x 320ms)

TL = Deray within the loop.

= (Countro x No. 06 T-states XT) in luop

TL = (25510 XIAX 32001)

.. TD = (7 x 320ns) + (255 x 14 x 32ons)

- (3x 320ms)

LXI B, FFFF 10T

67 ros: DCX B

47 mor A,C

ORA B 47

TE | TO1 INZ LOOP

+2=1

$$T_{L} = [Count_{10} \times 24T]$$

$$= [65,53T \times 24 \times 320ns]$$

$$T_{D} = T_{0} + T_{L}$$

$$T_{D} = [10 \times 320ns] + [65,53T \times 24 \times 320ns].$$

$$Mested loop: (Loop within loop).$$

$$T-stutes.$$

$$MVI B, Count l 7T$$

$$Loop 2: Jav I C, Count 1 7T$$

$$Loop 1: DCR C 7T_{L}$$

$$JN2 Loop 1 T_{L}$$

$$LOOP 2: Jav I C, Count 1 7T$$

$$LOOP 2: Jav I C, Count 1 7T$$

$$LOOP 1: DCR C 7T_{L}$$

$$JN2 Loop 2 7T_{L}$$

$$LOOP 2: Jav I C, Count 2: Jav I C, Count 3: Jav I C, Count 4: Jav I C, Count 3: Jav I C, Count 4: Jav I C, Co$$

9 1

> JHZ Loop 1 is fearse count 2 times. => Subtouct [count 2 × 37]. IN2 loops is ture only one sime. => Subtouct 3T. * (teneral Points: 1) @ 1-Byte unconditional CALL Instruction 2 [RSTN] (b) 1-Byte unconditional JMP Instruction = [PCHL] 2) The DMA input HOLD is having the preference over non-maskable interret TRAP. 3 Up Checks the seedy pin in To' state 06 Ceach muchine cycle. It it finds it as Zero' it inserts Quit T-States bet Tz & T3 untill the ready becomes one. 4 How to shift 16 bit data towards 18th by 1 bit? => i) Store 16 bit no. into HL Bair. ii) Use [DAD H] instauction. HL= 0000 0000 0000 01002 = 410 + H1 = 0000 0000 10002 = (5) In Ilo mapped Ilo mode com we give the Same address to a input device and alb genice b

=> Yes, because they Gon be recognized busia on their contool signals. Hence, in this ale can connect 256 input devices mode and 256 output devices in total 512

> Input Device

8085

MP

Addr = FAH

OWPW Devi(e

Addr = FAH

1) Address => [Az-Ao] = Fan | As-Ao

0

3 Control signal => [Iol m = 1]

(a) Control signal => [Iol m = 1]

(a) Control signal => device.

3 Duta